San JoseFull TimeEngineering
Remotely
dfmdftsdvserdesatembistsltijtag
Job Description
📋 Description
- Lead end-to-end test architecture, infrastructure, hardware and methodology from pre-silicon to
- Own early engagement with Arch/DFT, System/SW and Security on ATE and SLT test architecture and
- Deliver manufacturing test programs from NPI bring-up to high-volume manufacturing with SI/PI
- Own design of test boards and manage test labs, OSATs, vendors for tester, prober, load boards and
- Collaborate with cross-functional teams (Arch, Design, DFT, Security, SW/FW, System, Product, QA)
- Lead the team to enable post-silicon bring-up and pre-silicon readiness for semiconductor test of
🎯 Requirements
- Bachelor’s or Master’s degree in Electrical Engineering or related field.
- 12+ years of fabless semiconductor operations experience with high-performance SOCs or networking
- Expert in ATE 93K platform, Smartest, and test method libraries; proficiency in SI/PI for wafer and
- Expertise with iJTAG, Scan (SSN), MBIST, SerDes, LSIO/HSIO testing; security fusing and multi-site
- SLT testing expertise using bare-metal, DVFS, and benchmark testing; multi-site handler automation
- Experience with Analog characterization of high-speed IO on ATE and System; DFT/DFM/DFD for
🎁 Benefits
- Pre-IPO stock options and competitive base salary.
- Medical, dental and vision insurance; flexible hours.
- Opportunity to grow with a world-class team and cutting-edge technology.
Back to all jobs